| Page 1430 | Kisaco Research
 

Delphine O'Rourke

Partner
Goodwin Law

Delphine O'Rourke

Partner
Goodwin Law

Delphine O'Rourke

Partner
Goodwin Law
 

Barb Collura

President/CEO
RESOLVE

Barb Collura

President/CEO
RESOLVE

Barb Collura

President/CEO
RESOLVE
 

Linda Dunbar

Diversity Specialist
Diversity Decoder

Linda Dunbar

Diversity Specialist
Diversity Decoder

Linda Dunbar

Diversity Specialist
Diversity Decoder
 

John Berrios

SVP General Manager, Women's Healthcare US
Bayer

John Berrios

SVP General Manager, Women's Healthcare US
Bayer

John Berrios

SVP General Manager, Women's Healthcare US
Bayer
 

Kalahn Taylor-Clark, PhD MPH

Faculty in Executive Education
Johns Hopkins Carey Business School

Kalahn Taylor-Clark, PhD MPH

Faculty in Executive Education
Johns Hopkins Carey Business School

Kalahn Taylor-Clark, PhD MPH

Faculty in Executive Education
Johns Hopkins Carey Business School
 

Olivia McAuliffe

Research Officer
Teagasc Food Research Centre

Olivia McAuliffe

Research Officer
Teagasc Food Research Centre

Olivia McAuliffe

Research Officer
Teagasc Food Research Centre

Silicon Architecture Optimized by Application Software, or Integrating Existing Hardware Solutions?

Traditional embedded development that emphasizes a hardware-lead implementation approach might not be suited for the next generation AI and HPC applications.  The need for specific algorithms, training and tuning, and managing large amounts of data are just some of the early, upfront software considerations in a heterogeneous environment.  Companies, research organizations and government institutions are beginning to consider a software-driven hardware design these next-generation solutions.

 

Kevin Harms

Performance Engineering Team Lead
Argonne National Laboratory

Kevin Harms is a Performance Engineering Team Lead at the Argonne National Laboratory Leadership Computing Facility. He works in the general area of system software, programming models and storage. His primary focus of late is SYCL and high performance storage and I/O.

Kevin Harms

Performance Engineering Team Lead
Argonne National Laboratory

Kevin Harms

Performance Engineering Team Lead
Argonne National Laboratory

Kevin Harms is a Performance Engineering Team Lead at the Argonne National Laboratory Leadership Computing Facility. He works in the general area of system software, programming models and storage. His primary focus of late is SYCL and high performance storage and I/O.

 

Venkatram Vishwanath

Data Science Team Lead
Argonne National Laboratory

Venkatram Vishwanath is a computer scientist at Argonne National Laboratory. He is the Data Science Team Lead at the Argonne leadership computing facility (ALCF). His current focus is on algorithms, system software, and workflows to facilitate data-centric applications on supercomputing systems. His interests include scientific applications, supercomputing architectures, parallel algorithms and runtimes, scalable analytics and collaborative workspaces. He has received best papers awards at venues including HPDC and LDAV, and a Gordon Bell finalist. Vishwanath received his Ph.D.

Venkatram Vishwanath

Data Science Team Lead
Argonne National Laboratory

Venkatram Vishwanath

Data Science Team Lead
Argonne National Laboratory

Venkatram Vishwanath is a computer scientist at Argonne National Laboratory. He is the Data Science Team Lead at the Argonne leadership computing facility (ALCF). His current focus is on algorithms, system software, and workflows to facilitate data-centric applications on supercomputing systems. His interests include scientific applications, supercomputing architectures, parallel algorithms and runtimes, scalable analytics and collaborative workspaces. He has received best papers awards at venues including HPDC and LDAV, and a Gordon Bell finalist. Vishwanath received his Ph.D. in computer science from the University of Illinois at Chicago in 2009.

Research Interests

  • Scientific data analysis and visualization
  • Parallel I/O and I/O middleware
  • Large-scale computing systems and other exotic architectures (Blue Gene, Cray, multi-core systems, GPUs and other accelerators)
  • High-speed interconnects (InfiniBand, high-speed Ethernet, optical), data movement and transfer protocols, and (v) collaboration workspaces

 

 

James Reinders

Engineer
Intel Corporation

James Reinders is an engineer at Intel, with parallel computing experience spanning four decades, focused on enabling parallel programming in a heterogeneous world. James is currently focused on the DPC++ project (SYCL for LLVM), and the oneAPI initiative (delivering APIs spanning compute devices of many types from many vendors). James is an author/co-author/editor of ten technical books related to parallel programming; his latest book is about SYCL (free download: https://www.apress.com/book/9781484255735).

James Reinders

Engineer
Intel Corporation

James Reinders

Engineer
Intel Corporation

James Reinders is an engineer at Intel, with parallel computing experience spanning four decades, focused on enabling parallel programming in a heterogeneous world. James is currently focused on the DPC++ project (SYCL for LLVM), and the oneAPI initiative (delivering APIs spanning compute devices of many types from many vendors). James is an author/co-author/editor of ten technical books related to parallel programming; his latest book is about SYCL (free download: https://www.apress.com/book/9781484255735). He has had the great fortune to help make key contributions to two of the world's fastest computers (#1 on Top500 list) as well as many other supercomputers, and software developer tools. James consistently enjoys writing, teaching, programming, and consulting in areas related to parallel computing (HPC and AI).